# Full Bridge MMC Converter Optimal Design to HVDC Operational Requirements

<table>
<thead>
<tr>
<th>Journal</th>
<th>IEEE Transactions on Power Delivery</th>
</tr>
</thead>
<tbody>
<tr>
<td>Manuscript ID</td>
<td>TPWRD-00548-2015.R1</td>
</tr>
<tr>
<td>Manuscript Type</td>
<td>Transactions</td>
</tr>
<tr>
<td>Date Submitted by the Author</td>
<td>23-Jul-2015</td>
</tr>
<tr>
<td>Complete List of Authors</td>
<td>Lin, Weixing; University of Aberdeen, Engineering; Huazhong University of Science and Technology, School of Electrical and Electronic Engineering Jovcic, Dragan; University of Aberdeen, Engineering Nguefeu, Samuel; RTE, Direction R&amp;D - Innovation Saad, Hani; RTE, Direction R&amp;D - Innovation</td>
</tr>
<tr>
<td>Technical Topic Area</td>
<td>HVDC transmission and distribution &lt; Transmission and Distribution</td>
</tr>
<tr>
<td>Key Words</td>
<td>AC-DC power conversion, DC power systems, DC power transmission, HVDC converters, HVDC transmission</td>
</tr>
</tbody>
</table>
Full Bridge MMC Converter Optimal Design to HVDC Operational Requirements

Weixing Lin, Member IEEE, Dragan Jovcic, Senior Member, IEEE, Samuel Nguefeu, Member, IEEE, and Hani Saad, Member, IEEE

Abstract—Design and operation of FB (full bridge) MMC that meets HVDC specifications are studied in this paper. Three new design parameters: the over-modulation index ($k_{MMC}$), the DC modulation index ($M_{dc}$), the minimal DC voltage ($V_{minpu}$) are introduced to specify the operation of a FB MMC. Power increase and semiconductor count increase with the increase of $k_{MMC}$ is analyzed to understand benefits of over-modulation. The required number of submodules and the number of more-costly FB submodules for specified rated DC voltage, $V_{minpu}$ and $k_{MMC}$ are calculated. The relationship of the submodule inserting logic and dynamics of an arm is analyzed. The submodule voltage balancing is studied and the constraints on the required number of FB submodules are deduced. The capability of over-modulation and the operation under low DC voltage with optimal submodule count are verified using EMTP simulation.

Index Terms—AC-DC power conversion, DC power systems, DC power transmission, HVDC converters, HVDC transmission

I. INTRODUCTION

The 2-level and 3-level NPC technologies dominated the VSC-HVDC market since 2000 until the recent emergence of modular multilevel converter (MMC) [1]-[2]. The modular structure enables series connection of submodules, rather than IGBTs which eliminates issues with the switching losses and harmonics caused by simultaneously triggering of large number of IGBTs at kHz frequency. Furthermore MMC is able to theoretically achieve any level of DC voltage rating using basic submodules built with standard IGBTs. The HB (half-bridge) MMC converter has become the only commercially available VSC-HVDC technology [3]-[6].

All the existing VSC-HVDC links, except Caprivi link, operate with DC cables. With the rapid development of MMC technology, MMC also becomes candidate for the over-head line transmission [6]-[8]. Because of very frequent DC faults on overhead lines, which are typically transient in nature, common HB MMC is not suitable. The possible multi-terminal connection and prospect of DC grids is another important application area which calls for improvements in HB MMC technology.

Several topologies of DC fault tolerant MMC have been reported in the literature [9]-[18], such as the MMC using the clamp double submodules [9], the hybrid cascaded multilevel converter (HCMC) [10], the alternate arm converter[11], a series connected double sub-module[12], the cross-connected half-bridge submodules [13], the hybrid MMC with HB submodules at the DC side and FB submodules at the AC side[14]-[15], the MMC based on unipolar voltage full-bridge SM and three-level cross-connected SM [16], the MMC based on FB (full bridge) submodules [9], [17]-[18] and the MMC with mixed HB submodules and FB submodules [19]-[21]. Among all these DC fault tolerant MMCs, the MMC based on FB submodules (including the mixed submodules MMC) is the only commercially available fault tolerant technology for HVDC application.

Apart from the DC fault tolerant property, the FB-MMC also has the advantages of operation with low DC voltage and the ability to generate higher AC voltage for a given DC voltage limit. Some recent researches have studied FB-MMC [17]-[21] but there is no analytical design method for important parameters of FB MMC, like the number of submodules or the number of FB submodules. Also generic FB MMC submodule balancing requirement has not been studied for the impact on converter parameters.

This study aims to derive optimal design principles for FB MMC assuming that HVDC operating conditions are specified like, operating DC voltage range, and required AC voltage magnitude for a restricted DC voltage level. Also the study explores submodule balancing methods and attempts to derive minimal number of FB MMC submodules considering that costs and losses of FB submodules are much higher than with HB submodules. This study will facilitate development of FB MMC electrical and cost models, and understanding of FB MMC operating limits.

II. PERFORMANCE SPECIFICATION FOR FB MMC

A. Over-modulation requirement

Fig. 1 shows circuit diagram of one phase of a FB-MMC. Each arm is composed of a series connection of FB submodules and HB submodules. Such topology is named mixed cells MMC in [19] or hybrid MMC in [20]-[21]. As it will be demonstrated in the paper, such MMC requires most of its submodules to be of FB-MMC type if it is desired to operate under low or negative DC voltage. It will also be shown that under practical HVDC demands, it is not expected that MMC converter will have 100% FB cells. The studied converter is therefore an optimized version of a FB MMC which will be used in practical HVDC, and hence FB MMC label is retained through the article.

FB submodules enable over-modulation, which produces higher AC voltage for a given DC voltage, compared with HB MMC. The over-modulation is defined by parameter $k_{MMC}$.
where the case \( k_{MMC}=1 \) corresponds to AC voltage generated by HB MMC. The converter AC voltage is defined as:

\[
v = k_{MMC} \frac{V_{arm,dc}}{2} \cos(\omega t + \theta_v)
\]

(1)

where \( V_{arm,dc} \) is the arm DC voltage which is same as nominal DC voltage \( (V_{arm,dc}=V_{dcn}) \) under all steady-state conditions, considered in this study. Dynamically however arm voltage is not identical to DC voltage because of DC-side modulation.

The AC-side modulation index \( M \) and phase angle \( \theta_v \) of (1) \( (M_d \text{ and } M_q \text{ in } DQ \text{ frame}) \) are the same as with HB MMC:

\[
0 \leq M \leq 1
\]

\[-\pi \leq \theta_v \leq \pi
\]

(2)

From (1) the AC voltage \( v \) falls within the following range:

\[
-k_{MMC} \frac{V_{arm,dc}}{2} \leq v \leq k_{MMC} \frac{V_{arm,dc}}{2}
\]

(3)

The voltages of the upper and lower arm are respectively denoted as \( v_u \) and \( v_d \). Neglecting the voltage drops on the arm inductors and resistances, from Fig. 1 the circuit equations can be derived following the Kirchhoff’s Voltage Law (KVL):

\[
V_{dc} = v_p + v_n
\]

(4)

\[
v = \frac{v_u - v_p}{2}
\]

(5)

The minimal DC voltage \( V_{dcn} \) is a design requirement and can be specified in the range:

\[
-V_{dcn} \leq V_{dcn} \leq V_{dcn}
\]

(7)

The FB MMC converter DC voltage is:

\[
V_{dc} = M_{dc} V_{arm,dc}
\]

(8)

Where \( M_{dc} \) is the DC modulation index, representing an additional control signal feasible only with FB MMC. The DC modulation index control range depends on the physical capability of the FB MMC, i.e. the number of FB submodules. The minimal possible DC voltage is also noted using \( \text{pu} \) values \( V_{dcn=V_{minpu}V_{dcn}} \). Therefore the \( M_{dc} \) control range is:

\[
V_{minpu} \leq M_{dc} \leq 1
\]

(9)

Note that \( M_{dc} \) can be negative. Lowering \( V_{dcn} \) requires more FB submodules and therefore has cost penalties.

C. Required arm voltage ratings

In order to generate required \( v \), under given \( V_{dc} \), using (4), and (5) the converter arm voltage should have the values:

\[
v_p = M_{dc} \frac{V_{arm,dc}}{2} - v
\]

(10)

\[
v_n = M_{dc} \frac{V_{arm,dc}}{2} + v
\]

(11)

It is important to firstly determine required maximal and minimal voltage of arms since these ratings will determine the number of submodules in arms. The maximum peak voltage \( \hat{v}_p \), and minimum peak voltage \( \hat{v}_n \) of the upper arm under \( V_{dcn} \) can be obtained from (10), replacing \( V_{dc}=V_{dcn} \) assuming that \( M=1 \), and considering peak values for the required grid sine voltage \( v \) of (3):

\[
\hat{v}_p (V_{dc} = V_{dcn}) = \frac{1 + k_{MMC} V_{dcn}}{2}
\]

(12)

\[
\hat{v}_n (V_{dc} = V_{dcn}) = \frac{1 - k_{MMC} V_{dcn}}{2}
\]

(13)

Under minimal DC voltage \( V_{dcn} \), the converter is also required to generate nominal \( v \), in order to exchange rated reactive power. Therefore replacing (8) in (10) and using the lower limit from (6) the maximal and minimal values for upper arm voltage under the lowest DC voltage are:

\[
\hat{v}_p (V_{dc} = V_{dcn}) = \frac{V_{minpu} + k_{MMC} V_{dcn}}{2}
\]

(14)

\[
\hat{v}_n (V_{dc} = V_{dcn}) = \frac{V_{minpu} - k_{MMC} V_{dcn}}{2}
\]

(15)

Equation (12) gives the absolute maximal required voltage for upper arm while equation (15) gives the requirement for minimal arm voltage. For given \( k_{MMC} \text{ and } V_{dcn} \), these two equations determine voltage rating of the arm. It is evident
from (15) that minimal arm voltage \( \hat{V}_{p} \) \( (V_{dc} = V_{dc_{min}}) \) will assume negative value for \( V_{dc_{min}} < k_{MMC} V_{dc_{ref}} \) and this leads to the required number of FB submodules.

III. REQUIRED NUMBER OF SUBMODULES

A. Total number of arm submodules

It is assumed that positive voltage is generated by both HB and FB submodules.

\[
\hat{V}_{p_{+}} = \frac{N_{sm}}{c} \approx N_{sm} V_{cn}
\]  

(16)

Where \( V_{cn} \) is the nominal submodule voltage which is determined by the rating of the employed IGBTs (typically \( 1.2kV < V_{cn} < 2kV \)) [4]. \( N_{sm} \) is the total number of submodules per arm. From (12) and (16), \( N_{sm} \) is calculated by,

\[
N_{sm} = \frac{\hat{V}_{p_{+}}}{V_{cn}} = \frac{\left(1 + k_{MMC}\right)V_{dc_{min}}}{2V_{cn} \sqrt{3}}
\]  

(17)

Equation (12) also enables accurate expression for the arm DC voltage:

\[
V_{arm_{dc}} = \frac{2}{1 + k_{MMC}} \hat{V}_{p_{+}} = \frac{2\sum_{i=1}^{N_{sm}} v_{i}}{1 + k_{MMC}}
\]  

(18)

B. Required number of FB submodules

The full bridge submodules are required in order to generate negative arm voltage. The negative value of expression in (15) gives the number of FB submodules:

\[
N_{FB} = \frac{\hat{V}_{p_{-}}}{V_{dc_{min}}} = \frac{k_{MMC} V_{dc_{min}} - V_{minpu}}{2V_{cn}}
\]  

(19)

If any FB submodules are present, they are also assumed to be able to generate positive voltage, contributing to the total arm voltage in (17). Therefore subtracting (19) from (17) the number of HB submodules:

\[
N_{HB} = \frac{1 + V_{minpu}}{2V_{cn}} V_{dc_{min}}
\]  

(20)

In the common case of \( V_{dc_{min}} = 0 \), the number of submodules is obtained as:

\[
N_{FB}(V_{dc_{min}} = 0) = \frac{k_{MMC} V_{dc}}{2V_{cn}}
\]  

(21)

\[
N_{HB}(V_{dc_{min}} = 0) = \frac{1}{2} V_{dc_{min}}
\]  

(22)

The special case \( k_{MMC} = 1 \) and \( V_{dc_{min}} = V_{dc_{min}} \) will give the HB MMC converter design specification.

Examining (19) and (20) it is concluded that:

- The number of HB submodules depends only on the minimal DC voltage.
- The required number of FB submodules increases as the minimal DC voltage reduces and as the over-modulation index increases. These two requirements are independent (each requires extra FB submodules).

• The number of HB submodules depends only on the minimal DC voltage.

Examining (17), (19) and (20) it is concluded that the total number of submodules depends only on the over-modulation index (not on the minimal DC voltage). This implies that:

- Under a given \( V_{minpu} \) and \( V_{dc_{min}} \), increasing over-modulation index requires additional FB submodules according to (19). Adding new FB submodules is costly.
- Under a given \( k_{MMC} \) and \( V_{dc_{min}} \), lowering minimal DC voltage requires replacing HB submodules with FB submodules. This has modest cost implications since FB submodules are 30-50% more expensive than HB submodules.

IV. MMC POWER CAPABILITY INCREASE WITH OVER-MODULATION

This section studies the benefits of over-modulation (increasing \( k_{MMC} \)). Higher \( k_{MMC} \) requires higher number of semiconductors and therefore higher costs. The goal is to analyze the cost implications of the increase in the maximal converter power resulting from FB MMC over-modulation.

The converter AC current in Fig. 1 is defined as:

\[
i = I_{w} \cos(\omega t + \theta)
\]  

(23)

Replacing the AC voltage from (1), under extreme conditions \( M = I, M_{dc} = I \) and \( \theta = 0 \) the maximal AC power for 3-phase MMC is defined as:

\[
P_{ac_{max}} = \frac{3}{2} I_{w} k_{MMC} V_{dc_{min}}
\]  

(24)

While the maximal DC power is:

\[
P_{dc_{max}} = I_{dc_{min}} V_{dc_{min}}
\]  

(25)

where \( I_{dc_{min}} \) is the nominal DC current and \( V_{dc_{min}} \) is the rated DC voltage. Equating (24) with (25), the link between maximal AC and DC current is derived as:

\[
\frac{3}{4} I_{w} k_{MMC} = I_{dc_{min}}
\]  

(26)

From (26) and (1) it is concluded that FB MMC works as an ideal transformer, where \( k_{MMC} \) determines the stepping ratio.

The arm current (taking upper arm as an example) can be derived as:

\[
i_{p} = -\left(\frac{1}{2}i + \frac{1}{3}I_{dc}\right)
\]  

(27)

Denote the peak of arm (submodule) current in (27) as \( I_{pm} \) and substitute (23) and (26) into (27), a relationship between peak AC current \( I_{m} \) and peak submodule current \( I_{pm} \) is obtained:

\[
I_{m} = \frac{4I_{pm}}{2 + k_{MMC}}
\]  

(28)

Substitute (28) into (24), the maximal AC power as the function of over-modulation index is:
\[
P_{ac,\text{max}} = \frac{3V_{dc}k_{MMC}I_{pm}}{2+k_{MMC}} \quad (29)
\]

In the above expression the study is concerned with the possible power increase as the index \(k_{MMC}\) is increasing. The DC voltage is kept unchanged and also the peak submodule current \(I_{pm}\) (therefore the same IGBTs). Therefore the per unit AC power (diving (29) by power when \(k_{MMC}=1\)) is:

\[
P_{ac,\text{max},\text{pu}} = \frac{3k_{MMC}}{2+k_{MMC}} \quad (30)
\]

Equation (30) is illustrated in Fig. 2. For a given fixed DC voltage \(V_{dc}\), and given submodule current rating \(I_{pm}\), FB MMC enables higher power transfer using over-modulation. It is seen that the number of switches increases with the increase of \(k_{MMC}\) has modest slope, and may only be justified where DC voltage cannot be further increased (DC cable insulation).

Note that the converter power is normally increased directly by increasing DC voltage, and the power is proportional to the increase of \(V_{dc}\) for a constant submodule current. This conventional method gives higher slope than in Fig. 2, and it is evidently more cost effective to increase power by increasing DC voltage, if DC voltage can be increased. However, since DC cable voltage levels are typically given in discrete steps and also IGBT current ratings have fixed values, \(k_{MMC}\) may provide opportunity for fine tuning the design for maximal component utilization.

Each FB submodule employs 4 IGBTs. Each HB submodule employs 2 IGBTs, bypass switch and bypass thyristors which have lower costs and will be neglected in this study. According to (19) and (20), the relationship between the total number of IGBTs per arm and the \(k_{MMC}\) is:

\[
N_{IGBT} = 4N_{FB} + 2N_{HB} = (2k_{MMC} + 1 - V_{minpu}) \frac{V_{dc}}{V_{cm}} \quad (31)
\]

Dividing (31) by (29), the number of IGBTs per FB arm per active power is obtained:

\[
\frac{N_{IGBT}}{P_{ac,\text{max}}} = \frac{(2k_{MMC} + 1 - V_{minpu})(K_{MMC} + 2)}{3k_{MMC}V_{cm}I_{pm}} \quad (32)
\]

In case of \(V_{\text{dc,min}}=0\), (32) becomes:

\[
\frac{N_{IGBT}}{P_{ac,\text{max}}(V_{\text{dc,min}}=0)} = \frac{2k_{MMC}^2 + 5k_{MMC} + 2}{3k_{MMC}V_{cm}I_{pm}} \quad (33)
\]

Equating first derivative of (33) with zero, the \(k_{MMC}\) for minimum IGBT number per power is \(k_{MMC} = 1\).

Denoting \(V_{\text{minpu}}=1\), \(k_{MMC}=1\) as the base case and dividing (32) by the base number, the per unit number of IGBT per arm for each unit of active power is obtained as illustrated in Fig. 3.

It is seen that the number of switches increases with the increase of \(k_{MMC}\) or decrease of \(V_{\text{dc,min}}\). However each curve for \(V_{\text{minpu}}<0\) is a parabola which has an optimal minimal value.

![Fig. 2. FB-MMC power increase with \(k_{MMC}\) (for constant \(V_{dc}\) and submodule peak current \(I_{pm}\)).](image)

![Fig. 3 Number of IGBTs per unit power for different \(k_{MMC}\) and for different \(V_{dc,min}\) requirements.](image)

V. CAPACITOR VOLTAGE BALANCING IN FB MMC

A. Minimal Number of FB submodules for successful voltage balancing

Expanding (27), the upper arm current can be expressed as:

\[
i_p = \frac{I_n}{2} \cos(\omega t + \theta) + \frac{1}{3} I_d \quad (34)
\]

The above arm current has AC term and a DC term, and depending on their relative magnitude the arm current may have only one polarity.

Voltage balancing of FB submodules can be achieved either with negative or positive current, considering that FB submodule voltage can be reversed. However balancing of HB submodules is more restrictive. Successful HB submodule balancing demands that the arm current has positive and negative segments in each cycle. This implies that the peak of AC component in (34) must be larger than DC component:

\[
I_n > \frac{2}{3} |I_d| \quad (35)
\]

In steady state, the instantaneous dc power equals the AC power, and therefore using (8), (23) and (35):
where \( M_{dc}V_{arm,dc}I_{dc} = \frac{3}{2}I_m\frac{k_{MMC}MV_{arm,dc}}{2}\cos(\theta_i - \theta_f) \) (36)

Considering the case that \( \theta_i - \theta_f = 0 \) (i.e. the FB-MMC transfer active power from the ac side to the dc side), and worst case AC modulation index \( M=1 \), then (36) gives:

\[ M_{dc}I_{dc} = \frac{3}{4}I_mk_{MMC} \] (37)

Replacing (37) in (35), the condition for successful balancing of HB submodules (arm current has positive and negative values) is obtained:

\[ |M_{dc}| > \frac{1}{2} k_{MMC} \] (38)

Therefore, for a FB-MMC with design requirement \( V_{\text{minpu}} \geq 0.5k_{MMC} \), the \( N_{\text{FB}} \) and \( N_{\text{HB}} \) can be dimensioned according to (19) and (20). For the other design requirement \(-0.5k_{MMC} < V_{\text{minpu}} \approx 0.5k_{MMC} \), to enable successful voltage balancing of the submodule voltages all the inserted submodules should be of FB type. Therefore \( N_{\text{FB}} \) and \( N_{\text{HB}} \) should be dimensioned as:

\[ N_{\text{FB}} = \frac{0.5k_{MMC} + k_{MMC}}{2} \frac{V_{dcn}}{V_{cn}} = \frac{3k_{MMC}V_{dcn}}{4} \frac{V_{dcn}}{V_{cn}} \] (39)

\[ N_{\text{HB}} = \left( 1 - \frac{k_{MMC}}{2} \right) \frac{V_{dcn}}{V_{cn}} \] (40)

In case of even lower requirement \( V_{\text{minpu}} < (-0.5k_{MMC}) \), since the absolute value \( |V_{\text{minpu}}| \approx 0.5k_{MMC} \) under such condition, \( N_{\text{FB}} \) and \( N_{\text{HB}} \) can still be dimensioned according to (19) and (20).

Combining (19), (20), (39) and (40), generic method of calculating the number of FB submodules and HB submodules in a FB-MMC under any specified design condition is:

\[ N_{\text{FB}} = \begin{cases} \left[ \frac{k_{MMC} - V_{\text{minpu}}}{2} \frac{V_{dcn}}{V_{cn}}, \frac{V_{dcn}}{V_{cn}} \right], & V_{\text{minpu}} \geq \frac{k_{MMC}}{2} \\ \left[ 3\frac{k_{MMC}}{2} \frac{V_{dcn}}{V_{cn}}, \frac{V_{dcn}}{V_{cn}} \right], & V_{\text{minpu}} < \frac{k_{MMC}}{2} \end{cases} \] (41)

\[ N_{\text{HB}} = \begin{cases} \left[ \frac{1 + V_{\text{minpu}}}{2} \frac{V_{dcn}}{V_{cn}}, \frac{V_{dcn}}{V_{cn}} \right], & V_{\text{minpu}} \geq \frac{k_{MMC}}{2} \\ \left[ \frac{1}{2} - \frac{k_{MMC}}{4} \frac{V_{dcn}}{V_{cn}}, \frac{V_{dcn}}{V_{cn}} \right], & V_{\text{minpu}} < \frac{k_{MMC}}{2} \end{cases} \] (42)

Fig. 4 shows the number of required FB submodules (in pu relative to the total number of submodules in an arm \( N_{\text{arm}} \)) as the function of \( V_{\text{minpu}} \) (in pu relative to \( V_{dcn} \)) and \( k_{MMC} \). These curves show the values of \( N_{\text{FB}} \) required to achieve the border condition of zero AC current according to (35), while in practice some negative current is required and therefore the number of FB submodules should be perhaps 10-20% larger.

In HVDC applications with overhead lines, the required minimal DC voltage will commonly be \( V_{dcn,min} \approx 0 \), and assuming also that commonly \( k_{MMC} \approx 1 \), it is concluded that at least 80% of the arm submodules should be of FB type. Note that such converter will also be able to operate with DC voltage as low as \( V_{dc} \approx 0.5pu \) according to Fig. 4.

Alternatively, as a lower cost solution, MMC can be designed with 25% FB cells which enables DC voltage reduction to around \( 0.5pu \) (\( k_{MMC} \approx 1 \)). Such HVDC can be operated at reduced DC voltage as a preventative measure to avoid flashovers under unfavourable atmospheric conditions.

![Fig. 4 Minimal number of FB submodules in an arm for given kMMC and Vdcn.](image)

**B. Instantaneous number of submodules in converter arm and phase leg**

The number of inserted submodules in positive arm is determined using nearest level control according to \( N_p = v_p/V_{cn} \). Considering (10) and (11) for given control signals \( M \) and \( M_{dc} \), the number of inserted submodules in positive and negative arms is:

\[ n_p = \left[ M_{dc} - k_{MMC}M\cos(\alpha + \theta_f) \right] \frac{V_{dcn}}{2V_{cn}} \] (43)

\[ n_n = \left[ M_{dc} + k_{MMC}M\cos(\alpha + \theta_f) \right] \frac{V_{dcn}}{2V_{cn}} \] (44)

while the number of submodules in a leg (pole-pole) is:

\[ n_{dc} = \left[ M_{dc} - k_{MMC}M\cos(\alpha + \theta_f) \right] + \\
\left[ M_{dc} + k_{MMC}M\cos(\alpha + \theta_f) \right] \frac{V_{dcn}}{2V_{cn}} \] (45)

Therefore unlike with HB MMC, the number of inserted submodules in a leg of FB is not constant. This implies that total capacitance between poles is also not constant and control dynamics will be different compared with HB MMC.

**C. FB MMC Capacitor voltage balancing algorithm**

Fig. 5 takes the upper arm as an example to illustrate the basic voltage balancing algorithm of FB-MMC, which uses similar principles as with traditional HB-MMC [1].
In Fig. 5, \( N_{p \text{ prev}} \) is the number of inserted submodules in the previous control cycle. The CBA of Fig. 5 will only be executed once \( N_{p} \neq N_{p \text{ prev}} \). In the case of \( N_{p} \geq 0 \), the basic CBA will not discriminate between the FB submodules and the HB submodules and the CBA is exactly the same as the CBA of a HB-MMC. In the case of \( N_{p} < 0 \), only the FB submodules will be inserted (with negative voltage) while all the HB submodules will be bypassed.

D. Relationship of Inserting Logic with dynamics of an arm

Consider an arm which at a particular instant operates with \( N_{p} \) FB submodules inserted with negative voltage. If a request comes to increase arm voltage there are two options:

1) Bypass one negatively inserted FB submodule. In this case the arm voltage will be around \( \left(\left|N_{p}\right|+1\right) V_{cn} \), \( \left(N_{p} < 0\right) \) and the arm current is passing through \( \left(\left|N_{p}\right|-1\right) \) submodules. This makes the arm capacitance \( C_{c}/(\left|N_{p}\right|-1) \). This method will be adopted since it gives submodule capacitance change consistent with HB controls.

2) Insert one HB submodule. In this case the arm voltage will still be around \( \left(\left|N_{p}\right|+1\right) V_{cn} \), but the arm current is passing through \( \left(\left|N_{p}\right|+1\right) \) submodules. This makes the arm capacitance \( C_{c}/\left(\left|N_{p}\right|+1\right) \).

VI. SIMULATION VERIFICATIONS

A. FB MMC test system and detailed model

Fig. 6 shows the circuit diagram of the test system. It is a single MMC connected to a ±320kV DC battery through a 70km DC cable [22]. Simulations on detailed switching model of a FB-MMC [22] are conducted on EMTP-RV software [23] to verify the theoretical derivations. Power transmitted from AC to the DC side is denoted as positive.

Table 1 lists parameters of the test FB-MMC converter where \( SCL \) and \( X/R \) are respectively the short circuit level and the \( X/R \) ratio of the AC system. \( X_{k} \) is the equivalent energy discharge time of the submodule capacitor.

The detailed switching model is designed to have \( N_{FB}=18 \) and \( N_{HB}=4 \) according to (41) and (42) (82% FB cells). Considering curves in Fig. 4, this converter should be able to operate with minimal DC voltage of -0.6pu.

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|c|}
\hline
\textbf{SCL(MVA)} & \textbf{\( V_{dcn} \) (kV)} & \textbf{\( V_{dcmin} \) (kV)} & \textbf{\( V_{cn} \) (kV)} \\
\hline
\textbf{\( P_{acmax} \) (MW)} & 1.2 & 640 & -128 & 33 & 1000 \\
\hline
\textbf{\( N_{FB} \) cells} & 10 & 626 & 33 & 0.081 & 0.18 \\
\hline
\end{tabular}
\caption{Parameters of the test system}
\end{table}

B. FB MMC controller

The intention is to operate FB MMC in open loop in order to validate converter design equations. However, FB MMC has independent controls on AC side (\( M_{d} \) and \( M_{q} \)) and on DC side (\( M_{dc} \)) which may create energy unbalance on the arm capacitors. Therefore it is necessary to use additional control loop to balance total arm voltage.

Fig. 7 shows the basic control of the FB-MMC employed in this study. The inner 2-axis, decoupled AC current controls are identical as with common HB MMC. The \( d \)-channel current \( I_{d} \) is used to control average arm voltage of the 6 arms of the MMC. The DC current is directly controlled through a PI controller acting on \( M_{dc} \).

![FB MMC submodule voltage balancing algorithm](image-url)
C. Operating with over-modulation and low DC voltage

Fig. 8 shows the EMTP verification of over-modulation and low DC voltage operation of the FB MMC. The MMC initially operates at 1pu DC voltage and at 1.0s voltage of the DC battery is stepped to -0.6pu and finally stepped to 0pu at 1.7s. The DC current reference is kept at 1pu during the test. The reactive current reference is stepped from 0 to 0.2pu at 1.4s.

Fig. 8(a) shows profile of $V_{dc}$. Control signal $M_{dc}$ marginally differs from $V_{dc}$ because of line resistance.

Fig. 8(b) shows the DC current which is regulated at 1pu.

Fig. 8(c) shows that the active current which changes magnitude and sign in order to maintain power balance between AC and DC sides. Fig. 8(c) also demonstrates that FB MMC retains independent reactive current control capability irrespective of DC voltage magnitude.

Fig. 8(d) shows the pole to ground DC voltage and AC terminal voltage of MMC. We can see that the FB-MMC operates with over-modulation (peak phase-ground AC voltage is higher than the pole-to-ground DC voltage). Also, during low DC voltage intervals FB MMC achieves required AC voltage magnitudes.

Fig. 8(e) shows the submodule voltages of the upper arm of phase A. We can see that voltages of the submodules are well balanced.

Fig. 8(f) shows that the upper arm voltage and lower arm voltage of phase A generate negative values. This is only possible with FB submodules.
D. Response with insufficient FB submodules

Fig. 9 shows response of the FB-MMC with insufficient FB submodules. As in previous test $k_{\text{MMC}}=1.2$ but the number of FB submodules is $N_{\text{FB}}=14$, $N_{\text{HB}}=8$, ($N_{\text{FB}}$ is 63% of submodules) which is calculated according to (19). This design violates the condition in (39), and therefore we expect voltage balancing issues of HB cells. According to Fig. 4 this converter can operate with DC voltage no lower than 0.6pu. The DC voltage is -0.2pu and it is ramped to 0.5pu at 1.5s as seen in Fig. 9a.

Fig. 9(b) shows the upper arm current of phase A. We can see that the current of $i_{pA}$ is always of positive while $V_{dc}=-0.2pu$ and always negative value when $V_{dc}=0.5pu$.

Fig. 9(c) shows the number of inserted submodules of the upper arm of phase A. It is seen that $-13 \leq N_{pa} \leq 9$ when the DC voltage is -0.2pu. As $|N_{pa}| < |N_{FB}|$, all the required submodule voltages can be provided by the FB submodules (HB submodules are bypassed). Even with $i_{pA}$ consistently greater than zero, the FB-MMC is still able to balance all submodule voltages. However, when $V_{dc}=0.5pu$ the maximum value of $N_{pa}$ reaches over 15. As the total number of FB submodules is only 14, some additional HB submodule need to be inserted, but HB submodule voltage balancing will not be possible.

Fig. 9(d) shows the submodule voltages of upper arm of phase A. The submodule voltages are well balanced before 1.5s. After 1.5s the HB submodules are constantly discharging because of unidirectional current, as predicted. The FB submodule voltages can be balanced, but they tend to increase to compensate for lower HB voltages, since the top-level control keeps total arm voltage at 1pu.

The balancing method is also tested with much higher number of cells and similar results are observed.

VII. CONCLUSION

This paper presents the full bridge MMC optimal design to HVDC specifications. It is found that for given rated DC voltage and rated submodule voltage, the total number of submodules is solely determined by the over-modulation index $k_{\text{MMC}}$. The number of FB submodules increases as the minimal DC voltage reduces and as the $k_{\text{MMC}}$ increases. The number of HB submodules depends only on the minimal DC voltage. With the increase of $k_{\text{MMC}}$, the rated power transfer capability of a FB-MMC can be increased, though at a cost penalty of more power electronic devices. The required number of power electronic devices per unit transferred active power does not significantly changes with the change of $k_{\text{MMC}}$. To enable successful voltage balancing under low DC voltages, typically at least 80% of submodules should be of FB type. Simulations on EMTP-RV verified the design method proposed in this paper.

REFERENCES

Weixing Lin (M’13, S’11) obtained his Bachelor’s degree and Ph.D degree in electrical engineering in 2008 and 2014 from Huazhong University of Science and Technology (HUST), Wuhan, China. He is currently a research fellow at the University of Aberdeen. His research interest is different topologies of MMC, simulations on EMPT-RV, high power LCL-VSC converter, LCL dc hub, dc Grids and wind power.

Dragan Jovic (SM’06, M’00, S’97) obtained a Diploma Engineer degree in Control Engineering from the University of Belgrade, Yugoslavia in 1993 and a Ph.D. degree in Electrical Engineering from the University of Auckland, New Zealand in 1999. He is currently a professor with the University of Aberdeen, Scotland where he has been since 2004. He also worked as a lecturer with University of Ulster, in the period 2000-2004 and as a design Engineer in the New Zealand power industry in the period 1999-2000. His research interests lie in the FACTS, HVDC, DC grids and integration of renewable sources.

Samuel Nguefeu (M’04) graduated from École Supérieure d’Electricité (Supélec), Gif-sur-Yvette, France, in 1991. He received the M.A.Sc. and Ph.D. degrees in electrical engineering from Université Pierre et Marie (Paris VI), France, in 1991 and 1993, respectively. He was a Consultant for two years before joining THOMSON, France, in 1996. From 1999 to 2005, he was with EDF R&D, Clamart, France, in Power Systems and Power Electronics. In 2005, he joined the French Transmission System Operator (Réseau de Transport d’Electricité), where he is currently involved in Flexible AC Transmission Systems and HVDC projects.

Hani Saad (S’07) received his B.Sc. and Ph.D. degrees in electrical engineering from the École Polytechnique de Montréal in 2007 and 2015, respectively. From 2008 to 2010 he worked at Techimp Sp.a.in the Laboratory of Materials Engineering and High Voltages (LIMAT) of the University of Bologna on research and development activities related to partial-discharge diagnostics in power systems. In 2014, he joined the French TSO (Réseau de Transport d’Electricité), where he is currently involved in power system simulation.